This invention pertains generally to the field of power distribution systems and apparatus therefor, and more particularly to isolator/surge protector circuits.
BACKGROUND OF THE INVENTION
Stray electrical currents associated with farm installa tions, particularly dairying equipment, can present a significant economic problem for farm operations. Dairy operations are susceptible to stray electricity because cows are extremely sensitive to electricity, much more so than humans, and will respond to poten tials as low as one volt or less. Such problems are de An advantageous solution to an aspect of the problem involves opening the link between the primary and secondary neutrals of the transformer serving the farm. However, this link must be closed very rapidly any time the voltage between the neutrals exceeds a predeter mined level (i.e., as might be caused by a transformer failure, lightning surge, or other surge condition). In U.S. Pat. No. 4,958,250, issued to Kotski on Sep. 18, 1990 , an isolator/surge protector is disclosed to mitigate the cause of stray voltage problems. An electronic switch circuit is disclosed which will close on 60 hertz (Hz) overvoltage conditions or ion lightning surges of several tens of thousands of amperes having rise times in the order of 1 to 10 microseconds. The high speed elec tronic switching apparatus which is connected between the primary and secondary neutrals of the distribution transformer normally provides a very high impedance between the primary and secondary neutrals to both AC and DC. These types of isolator/surge protectors are sometimes used with metallic systems which are cathodically protected by an external DC bias which prevents corrosion from being initiated. Unfortunately, this external DC bias can operate to hold the electronic switches of a surge protector in a conductive state once triggered by a surge event or transient event because the external DC bias may be greater than the turn OFF voltage of the switch. The external DC bias often holds the switch ON even though the event which caused the triggering condition has ended. In this condition, the switch is "stuck' in an ON state. Thus, the external DC bias can prevent proper operation of the isolator surge protector.
Isolator/surge protectors may also be used in Systems which protect metallic structures against corrosion so that the metallic structures operate safely and experi ence failures less frequently. Many metallic structures and systems must be protected against corrosion. For example, metallic gas transmission and distribution lines must be protected against corrosion to prevent gas leaks, particularly in certain environments. Further, metal encased high-voltage underground transmission lines should be corrosion protected. Underground transmission lines commonly consist of three paper insulated conductors encased in a single metal pipe which is filled with oil and pressurized. Any small pin hole in the pipe due to corrosion can cause a cable failure (i.e., line-to-ground fault) causing considerable The most common method of corrosion protection of metallic systems is to make the system to be protected more negative in potential than any other metallic ob ject with which it is in electrical contact. A common method to accomplish this is to insulate the object that is to be corrosion protected (e.g., such as by applying an insulating coating), and to isolate it from other objects. A negative DC potential is then applied to the system relative to ground, with typical values being in the 0.6 volt to 3.0 volt range. While this procedure may elimi nate corrosion, it introduces a second problem if the corrosion protected system is an inherent part of a 60 Hz power system (or 50 Hz in European countries) or if it is coupled to such a power system through resistive, capacitive, or inductive coupling. In the event of a fault (e.g., a short circuit) within the power system, the elec trically isolated, corrosion protected system may rise in voltage to unsafe levels, which is not acceptable. To prevent such corrosion protected systems from reach ing unsafe voltage levels in the event of a fault, light ning, switching transient, or other system disturbance, it would be highly desirable if the corrosion protected system were connected to ground through a device that would present a high-impedance to DC, at least up to the DC voltage level of interest (which may be up to 10 volts when stray DC influences are considered), but presents a low impedance to AC at all times so that the voltage of the corrosion protected system is limited to values safe for personnel and equipment.
To date, such isolator/surge protector functions have been performed by a device known as a polarization cell, an electromechanical device which has the ability to present a relatively high impedance to DC (up to about 1.2 volts DC) and simultaneously present a low impedance to AC. Among the several problems with the polarization cells are that it is often necessary to connect several in series to isolate to the desired DC voltage level, it is an electromechanical device which requires routine maintenance and eventual disposal of the electrolyte, and the electrolyte is extremely caustic and hazardous.
An isolator surge protector (ISP) may also be used to isolate DC current and transmit AC current for power transformers which are not designed to accommodate a DC current flowing through the transformer windings. DC currents as low as several amperes can cause partial core saturation, resulting in excessive reactive power losses in the transformer (i.e., excessive heating), a drop in system voltage, the introduction of undesirable har monics, and a significant increase in noise level. Sources of DC current that can cause this problem include geo magnetically induced currents caused by solar flares, stray DC current from rapid transit systems typically found in large cities, and stray DC current associated with high-voltage DC transmission systems particularly when operating in the monopolar mode (i.e., earth re turn mode). In such applications, it may be necessary to block up to 4,000 volts DC while simultaneously carry ing up to 200 amperes AC, with the ability of the isolat ing device to carry power system fault currents up to 60,000 amperes and withstand lightning/switching tran sients, all while preventing hazardous voltages from being developed across the two points to which the ISP 5,436,786 3 is connected. In other applications, an ISP may be used to prevent unsafe voltages between parts of corrosion protected systems (e.g., such as across an isolated flange in a gas pipeline).
SUMMARY OF THE INVENTION
The present invention provides a solid state alterna tive to the polarization cell which does not have any inherent limit on the DC voltage that can be isolated, does not require routine maintenance, and does not contain a hazardous electrolyte.
In accordance with the present invention, an isolator surge protector includes a bypass circuit which short circuits the high current capacity thyristors of the pro tector after the triggering event has ended. The bypass circuit shunts the current away from the thyristors so that the voltage across the thyristors falls below the holding voltages. Thus, the thyristors will not be per manently stuck in a conduction mode by the external DC bias.
The isolator surge protector of the invention can be autonomous so that it does not require an auxiliary source of electrical power. The power for operation is tapped from a condition that causes a trigger event. The autonomous feature is advantageous for applications in which an auxiliary power source is unavailable. In these applications, the ISP is a passive two terminal device that does not require any additional power source. If the current through the thyristor reaches a continuous DC level after a surge, a bypass switch in a turn-off circuit diverts the DC current from a thyristor for a sufficient time for the thyristor to turn off and regain its forward blocking capability after a triggering event. The condi tion for turning on the bypass switch may be when the voltage across the thyristor falls below a predetermined threshold after a selected period of time following the surge condition. Generally, a continous DC current will be considered to occur when current below a selected level flows through a turned-on thyristor for more than one full cycle of power from the AC power system, e.g., for more than a sixtieth of a second. After a predeter mined period of time, the bypass switch is turned off, returning the ISP to a high impedance state. The turnoff circuit has a logic and drive circuit and a bypass switch coupled across a pair of thyristors. The logic and drive circuit turns ON the switch when a delayed signal falls below a predetermined level after the triggering event.
The ISP may also include a bipolar bypass switch. The bipolar bypass switch includes two unipolar bypass switches coupled in anti-parallel to provide a bypass function for both directions of current. A preferred embodiment includes a composite bipolar bypass circuit including two MOSFETs coupled in series opposition. Each MOSFET may include internal anti-parallel di odes integral within their structures.
A non-autonomous ISP in accordance with the pres ent invention, which is particularly useful in high volt age ISP devices, includes a bias supply. The non autonomous ISP may include at least one insulated gate bipolar transistor (IGBT) for providing a low impe dance path across the terminals of the ISP. The IGBT in combination with the bias supply provides the diver sionary path when drive pulses have not been delivered to the thyristors for a period of time sufficient to ascer tain that a thyristor has become stuck in conduction, for example 100 milliseconds, and voltage across the thy ristor is less than a first predetermined voltage but greater than a second predetermined voltage. The IGBT is driven ON for a brief period of time by a logic and drive circuit in response to these conditions and then turned OFF, thereby giving the thyristor time to recover its forward blocking capability and return the ISP to its normal blocking mode.
The ISP of the invention may also include a resistive shunt path for dissipating the inductive energy associ ated with the external DC power supply. Further objects, features and advantages will be ap parent from the following detailed description when taken in conjunction with the accompanying drawings. The value of the bypass capacitor 49 is selected so as to provide a relatively low impedance AC path to ground at all times so that any steady-state AC current can be diverted to ground while still blocking DC. For corrosion protection applications, the capacitor 49 is typically a 10,000 or 20,000 microfarad (LF) capacitor. For example, with the thyristors 34 and 35 being set to trigger at 9.1 volts, the capacitor 49 allows either 24 or 48 amperes AC RMS 60 HZ (depending upon whether its capacitance is 10,000 or 20,000 F) to flow from node 31 to 32 while still blocking DC before the 9.1 volt trigger levels are reached. Once conducting, the SCR 34 will continue to conduct as long as a current greater than the holding current flows through the SCR, which means that the voltage across the SCR is greater than the holding voltage since the voltage across the SCR is related to the current flowing through it (although not necessarily linearly related). In order to reduce the current through the SCR 34 to a level below the holding current and hence turn OFF the SCR 34, the MOSFET 62 is controlled to provide a low impedance path across the SCR.
The MOSFET 62 is an electronically controlled switch which provides such a low impedance path. The closure of the MOSFET 62 is effected by applying a drive voltage to the gate of the MOSFET 62. Opening the MOSFET 62 is effected by removing the drive voltage from the gate. The combined voltage drop across the Schottky diode 60 and the MOSFET 62 at maximum DC current must be less than the minimum holding voltage of the SCR 34 so that the SCR may be turned OFF. Typically, this minimum holding voltage is as low as approximately 0.6 volts at elevated junction temperatures.
The logic and drive circuit 52 produces the drive voltage in response to voltage conditions across the SCR 34. When the SCR34 is triggered, the capacitor 57 is charged to a voltage approximately equal to the breakover voltage of the diode 40 plus the gate to cath ode trigger voltage of the SCR34, less the voltage drop of the diode 55. This total is typically approximately 12.0 volts. The capacitor 57 may be a good quality low inductance type of capacitor, such as a metallized poly propylene capacitor, so that it may rapidly charge to the desired level of voltage when a rapidly rising volt age is applied to the ISP 30, which causes the voltage across the SCR 34 to rise from 0 to the trigger voltage in less than one microsecond. The energy thus captured powers the logic and drive circuit 52 for a sufficient With reference to FIG. 3 , the capacitor 57 is sized so that the voltage across it decays from its initial value at the triggering of SCR 34, approximately 12 volts, to about 7.5 volts after a minimum period that typically should be about 100 milliseconds. As long as the voltage at capacitor 57 is greater than 7.5 volts, the output of the undervoltage comparator 54 is a logic HIGH which is provided to one of the inputs of the AND gate 58. Thus, the undervoltage comparator 54 opens an "active win dow' of typically 100 milliseconds after each triggering event during which the output of the AND gate 58 may turn on the MOSFET 62. The 100 millisecond time period is chosen because the SCR would latch on due to DC follow current from external source 37 (shown in FIG. 2) within a period significantly less than 100 milli seconds after the last triggering event of the SCR 34. SCR 34 only needs to conduct without a break since it was last triggered for a maximum period greater than one cycle at the AC line frequency to signal the onset of unidirectional current flow.
During this active window, the MOSFET 62 can be driven ON if commanded by the filtered SCR voltage comparator 56. The rising voltage at the anode of the SCR 34 before the SCR is triggered is transmitted es sentially instantaneously via diode 53 across the capaci tor 59 to the negative input terminal of the comparator 56 at a node F. The falling voltage is delayed or "fil tered' by the RC time constant of the resistor 51 and capacitor 59, e.g., typically 15 milliseconds, so that the comparator 56 reacts only after a time delay somewhat greater than one cycle of line frequency to a decreasing SCR voltage. The comparator 56 gives a high output whenever the voltage across the capacitor 59 falls below a predetermined level. This level is set to be higher than the maximum SCR voltage drop at any value of DC follow current from the external source 37.
A suitable level of approximately 2.0 volts (or highter, if appropriate) ensures that the MOSFET 62 is closed at the level of DC follow current.
Whenever the voltage at the node F falls below 2.0 volts within the active window of 100 milliseconds defined by the comparator 54, both inputs to the AND gate 58 are HIGH and the AND gate 58 applies a gate drive voltage to the MOSFET 62. The MOSFET 62 is driven into conduction and bypasses current away from the SCR 34. At the end of the active window, the out put of comparator 54 becomes logic LOW and removes the gate drive voltage from the MOSFET 62 in re sponse to the logic LOW at the AND gate 58. The ISP 30 returns to a high impedance blocking state because the turn OFF voltage of the SCR 34 has been reached The voltage across the capacitor 57 also reaches VTRIG at time t1. The voltage on the capacitor 57 is retained after SCR 34 has fired, due to the blocking action of the diode 55, and this voltage, Vcc, is avail able to power the control circuit 52. The output of the undervoltage comparator 54 assumes a logic high value at time t1, since at this time the voltage VCC across the capacitor 57 is higher than the undervoltage trip level, which may typically be set to about 7.5 V.
The voltage across the capacitor 59 also increases to a level of VTRIG at time t1. The voltage across the ca pacitor 59 is trapped by the diode 53 when the SCR 34 fires at time t1. The voltage across the capacitor 59 then proceeds to discharge through the resistor 51.
At time t2, the current through the SCR 34 has al ready fallen to just the DC follow current, caused by the steady bias voltage VDcapplied to the ISP, and the filtered SCR voltage across the capacitor 59 has de cayed to the switching level (typically about 2V) of the SCR voltage comparator 56. The output of comparator 56 assumes a logic high value, the MOSFET 62 is turned on, and the DC follow current flowing in the SCR 34 is diverted into the MOSFET 62.
At time t3 the voltage across the capacitor 57 has decayed to the switching level of the undervoltage comparator 54, the output of this comparator assumes a logic low value, turning off the MOSFET 62, reducing the DC follow current to zero, and re-establishing the applied DC bias voltage across the SCR 34.
The The voltage across the capacitor 57 also reaches VTRIG at time t1. The voltage on the capacitor 57 is retained after the SCR 34 has fired, due to the blocking action of the diode 55, and voltage VCCis now available to power the control circuit 52. The output of the un dervoltage comparator 54 assumes a logic high value at time t1, because at this time the voltage VCC across capacitor 57 is higher than the undervoltage trip level.
The voltage across capacitor 59 also increases to a level of VTRIG at time t1. The voltage across capacitor 59 is trapped by diode 53 when SCR 34 fires at time t1. At time t2, the AC fault current reverses, and at time t3 the SCR 35 fires. The SCR35 carries the fault current until this current again reverses at time ta. At time t5, the SCR 34 fires, and carries the fault current until time to, when the fault current again reverses. The sequence of alternating conduction of the positive and negative half-cycles of the fault current by the SCRs 34 and 35 respectively, continues until, e.g., time t17, at which point the SCR 34 fires and stays in indefinite conduc tion, because the net current in this SCR does not again reverse polarity.
Throughout the period t1 to t17 the voltage VCC across capacitor 57 charges to VTRIGjust prior to each refiring of SCR 34. This voltage therefore remains higher than the undervoltage level of comparator 54, and the output of comparator 54 remains at logic high.
Also throughout the period t1 to t17, the filtered SCR voltage across capacitor 59 remains higher than the switching voltage of the SCR voltage comparator 56, and the output of this comparator remains at logic low.
At time t18 the filtered SCR voltage across the capaci tor 59 has decayed to the switching level of comparator 56. The output of the comparator 56 assumes a logic high value, the output of the AND gate 58 assumes a logic high value, the MOSFET 62 is turned on, and the DC follow current in SCR 34 is diverted into MOSFET 62.
At time t19, the voltage across capacitor 57 has de cayed to the switching level of the undervoltage com parator 54, the output of this comparator assumes a logic low value, turning off the MOSFET 62, reducing the DC follow current to zero and re-establishing the applied DC bias voltage across the SCR 34.
During normal blocking operation, at voltage below the SCR trigger level, the MOSFET 62 does not re ceive gate drive and the bypass switch remains perma nently open. This is because drive voltage for the MOS FET 62 is produced only when Vcc is simultaneously greater than the undervoltage trip level (typically about 7.5V) and the filtered SCR voltage is less than about 2.0 V. This condition does not occur during normal block ing operation, because the time constant of the capaci tor 59 and the resistor 51 is set to about 15 milliseconds and the filtered SCR voltage across the capacitor 59 at normal line frequency always remains higher than 2.0 V, when Vccis greater than 7.5 V ---even when pure AC voltage is applied to the ISP 30.
Operation of the ISP 30 at AC voltage that is less than the SCR triggering level is illustrated diagrammat ically by the waveforms in FIGS. 6 and 7. The wave forms in FIG. 6 illustrate the operation with a steady AC voltage across the SCRs 34 and 35, having a 10V peak amplitude. The output of the undervoltage com parator 54 is permanently high, but the output of the SCR voltage comparator 56 is permanently low. The drive voltage to the MOSFET 62 is therefore perma nently low and the bypass switch is permanently off. The 5.1 V reference voltage applied to the negative terminal of the comparator 54 is obtained from the Zener diode 66. The capacitor 68 provides filtering and storage functions for the zener diode 66 so that a smooth signal is provided to the comparator 54.
The voltage signal at the node Vcc is provided a voltage divider comprised of resistors 69A and 69B to the positive terminal of the comparator 54. When the voltage at Vcc falls below approximately 7.5 volts, the voltage at the positive terminal of comparator 54 is less than the voltage at the negative terminal, of approxi mately 5.1 volts, and the output of the comparator be comes a logic low. In contrast, whenever the voltage at Vcc is greater than 7.5 volts, the output of the compara tor 54 is a logic high.
After the trigger event, the comparator 56 receives a filtered signal at the negative terminal. The signal is a delayed signal of the voltage at node A after the trigger event. Bypass circuit 50 is an autonomous unipolar bypass switch which bypasses in one direction only. This type of bypass circuit 50 is suitable for systems in which the externally applied DC bias voltage from the source 37 always has the same polarity and where the possibility The logic and drive circuits 112 and 114 are similar to the logic and drive circuit 82. However, the logic and drive circuits 112 and 114 are responsible for driving the SCRs 34 and 35 and the IGBTs 128 and 130. The logic and drive circuit 114 operates the same with respect to the SCR 34 as the logic and drive circuit 112 operates with respect to the SCR 35. Specifically, taking the above typical example for illustration, when the for ward voltage across SCR 34 is greater than 300 volts, the logic and drive circuit 114 provides a drive pulse to the SCR 34. The duration of this drive pulse is sufficient to ensure that the SCR 34 triggers into conduction, and typically could be 30 us. The SCR 34 turns ON in re sponse to this drive pulse. Within a set period, which typically may be 80 milliseconds, following the trigger ing event, the circuit 114 drives the SCR34 in response to a forward voltage of greater than 5V across nodes A and B.
When the circuit 110 is required to unlatch or turn OFF the SCR 34, the IGBT 128 is turned ON for a period at least equal to the SCR turn-off time and typi cally 0.5 milliseconds and then turned OFF. During the period in which the IGBT 128 is turned ON, the DC follow current is diverted from the SCR-34 through the capacitor 132, the diode 126 and the IGBT 128. This diversion results in a reverse voltage of approximately 11 volts across the SCR 34 (15 volts minus the voltage drop across the diode 126 and IGBT 128 which is typi cally about 4 volts). The power supply 116 provides the proper reverse biasing voltage for the capacitor 132.
When the SCR 34 is reverse biased for a period at least equal to the SCR turnoff time, the SCR34 is effec tively turned OFF. When the drive voltage to the IGBT 128 is removed, the SCR 34 has regained its forward blocking capability and the flow of DC follow current is prevented. The operation for unlatching the SCR 35 is similar to that for the SCR 34 with IGBT 130 operated to unlatch or turn OFF the SCR 35.
A more detailed schematic of the bypass circuit 110 is given in FIG. 13 . The bypass circuit 110 includes the IGBT 130, the diode 124, the power supply 118, the resistor 122, the capacitor 134, the logic and drive cir cuit 112, the IGBT 128, the diode 126, the power supply 116, the resistor 120, the capacitor 132 and the logic and drive circuit 114. The logic and drive circuit 114 is similar to the logic and drive circuit 112.
Logic and drive circuit 114 which controls the SCR 34 and the IGBT 128 includes a 5 volt comparator 140, a 300 volt comparator 142, an OR gate 144, a level shifter 146, an AND gate 150, and a drive pulse genera tor 152. Logic and drive circuit 114 also includes a pulse generator 151, a 0.3 volt comparator 156, a 3 volt com parator 158, a 5 volt comparator 160, an AND gate 162, a 5 microsecond delay circuit 164, an AND gate 168, a resistor 170, and an FET 172. The node A is coupled to the positive input of the 5 volt comparator 140, the 300 volt comparator 142, and the 0.3 volt comparator 156. The positive terminal of the 5 volt comparator 160 is coupled to the collector of the IGBT 128. Node A is also coupled to the negative terminal of the 3 volt com parator 158.
For the SCR 34 to be fired for the first time, the SCR 34 must have a forward voltage across the nodes A and B of 300 volts or greater. SCR 34 may be fired within 80 milliseconds of the first time firing whenever the volt age from nodes A and B is greater than 5 volts.
An inductor 48A is connected in series with the ca pacitor 49 across nodes A and B. The SCR firing con trol circuit is arranged so that whenever the SCR is initially fired from the specified "high voltage' trigger level, such as 300 V, the back-to-back SCRs 34 and 35 are kept essentially in continuous conduction, until all the energy initially stored in the AC bypass capacitor 49 of the ISP has substantially been dissipated, which may take a multiple number of oscillatory cycles for comple tion.
-
The total discharge period is determined by the natu ral oscillation frequency of the capacitor 49 with the inductor 48A. This period typically could be 20 to 30 cycles of oscillation, which typically might take a total time of about 80 milliseconds. The period could be significantly longer or shorter, depending on the partic ular design.
The inductor 48A in series with the AC bypass capac itor 49 is necessary because the energy stored in the bypass capacitor 49 at the SCR triggering instant is relatively high, in a high voltage ISP. Without this inductor, the capacitor would "dump' all its energy into the SCR 34 or 35, within a short time (a few tens of microseconds) after the SCR is triggered. This is ac ceptable at low voltage, where neither the energy stored in the capacitor, nor the instantaneous SCR volt age, are too great. At high voltage, however, a rapid dump of a large amount of energy from the capacitor 49 would damage or destroy the SCR. The inductor 48A prevents an immediate "energy dump' from the capaci tor 49. It greatly alleviates the stress on the SCR 34 or 35 by letting the capacitor 49 dissipate its energy slowly, over a multiple number of cycles of decaying oscillation.
The circuitry that controls the triggering of the SCRs 34 or 35 ensures that once the oscillatory discharge is set in motion (by initially firing an SCR), the combina 16. tion of SCRs 34 and 35 are then kept in essentially con tinuous conduction (i.e., without the instantaneous blocking voltage applied to them being allowed to rise above a few volts), until the oscillation has been com pleted.
Without this feature, the "internally generated' oscil lation would be reflected from the ISP 30 back to the connected system, rather than being kept as an "internal event' within the ISP. Since the purpose of the ISP is to be a passive blocking/shunting device as far as the ex ternal system is concerned, it is undesirable that the internal oscillatory discharge of the capacitor 49 should be "seen' by the external system.
After the oscillation is finished, the SCR 34 is only fired by first time conditions. A first time firing is specif ically described as follows. The OR gate 144 also provides a logic high to the timer 148 when either the AND gate 162 or the level shifter 146 provides a logic high. The level shifter 146 provides a logic high when a 300 volt comparator in the logic and drive circuit 112, which is similar to the com parator 142, outputs a logic high. This later event en sures that the AND gate 150 is enabled for an 80 milli second period following first-time firing of the SCR 35, should this SCR be the first SCR to be fired, in readi ness for the above-described oscillatory current dis charge of the capacitor 49 to reverse polarity and re quire the SCR 34 to conduct.
The IGBT 128 is also controlled by the logic and drive circuit 114. The IGBT 128 is turned ON when the SCR 34 becomes stuck in a conduction state by an ex ternal power source. The AND gate 166 operates to turn IGBT 128 ON. Specifically, the pulse generator 151 supplies a pulse of about 300 microseconds duration 100 milliseconds after the last firing pulse to the SCR.34 produced by AND gate 150. Thus, the AND gate 166 is enabled by the pulse generator 151 100 milliseconds after the SCR 34 receives its last pulse. The AND gate 168 provides a logic high to the AND gate 166 whenever the comparators 156 and 158 simul taneously provide logic highs. The comparator 156 provides a logic high to AND gate 168 when the volt age across nodes A and B is greater than 0.3 volts. The comparator 158 provides a logic high whenever the voltage across nodes A and B is less than 3 volts. Thus, the AND gate 168 provides a logic high when the volt age across nodes A and B is between 0.3 volts and 3 volts. When both AND gate 168 and delay circuit 151 output a logic high, the AND gate 166 outputs a logic high to the one millisecond monostable 157.
The one millisecond monostable 157 provides an output high signal for a set period of 1 millisecond which is a sufficient time to ensure that the SCR 34 turns OFF. The output of the 1 millisecond monostable is provided through the resistor 170 and turns the IGBT 128 ON. At the end of the 1 millisecond period, the output of the monostable 157 goes low and turns OFF the IGBT 128.
This signal is also provided through delay circuit 164 to the AND gate 162 after a 5 microsecond delay. The AND gate 162 provides a logic high signal to FET 172 when the voltage across the IGBT 128 is greater than 5 volts and the delay circuit 164 outputs a logic high. The AND gate 162 turns the FET 172 ON and hence turns the IGBT 128 OFF if the voltage across the IGBT becomes greater than 5 volts after a period of 5 micro seconds from the turning ON of the IGBT 128. The AND gate 162 also provides the signal to the OR gate 144. The signal provided to the OR gate 144 refires the SCR 34 if the IGBT 128 is "prematurely" turned OFF due to the voltage across it becoming greater than 5 V during its otherwise intended conduction period. The AND gate 162 ensures that excessive currents are not driven through the IGBT 128.
The operation of logic and drive circuit 114 ensures that the IGBT is driven appropriately. Specifically, the logic and drive circuit 114 drives the IGBT 128 when a bypass closure of the IGBT 128 has not taken place since the last firing pulse provided by the drive pulse 18. blocking voltage across the SCR 34 is VDC. At time to, a surge current flows into the ISP. As a result of this current, the voltage across SCR 34 increases.
At time t1, the voltage across SCR 34 reaches the trigger level, which typically could be several hundred to several thousand volts, and SCR 34 turns ON. The output of the 80 millisecond timer 148 assumes a logic high at time t1, and the capacitor 49 proceeds to reso nate with the inductor 48A, producing an underdamped oscillating current throughout the period t1 to t2. This current flows freely through the back-to-back SCRs 34 and 35, each SCR commencing conduction as soon as its anode voltage reaches a voltage of about 5V, in each successive half-cycle.
The total current through the SCRs is the sum of the applied fault current and the oscillating current in ca pacitor 49. At time t2, the SCR 34 turns on for the "final' time, the current in this SCR now becoming unidirectional as a result of the DC current flowing into the ISP 30.
The 100 millisecond-delayed pulse circuit 151 starts a fresh time-out period as each SCR firing pulse is initi ated. Since no SCR firing pulses occur after time t2, the output of the 100 millisecond delayed pulse circuit 151 assumes a logic high at time t3, which occurs approxi mately 100 milliseconds after time t2.
The duration of the logic high pulse of the 100 milli second delayed pulse circuit is about 300 microseconds. During this period the AND gate 166 is enabled. The output of AND gate 168 is already high at time t3, be cause the voltage across SCR34 at this time falls within a 0.3 to 3.0 V window. Therefore, the output of AND gate 166 assumes a logic high value at time t3, the output of the 1 millisecond monostable assumes a logic high The circuit 260 includes an AND gate 262, a compar ator 264, and a delay circuit 265. The FET269 could be replaced by an IGBT or other type of switching device. The diode 263 is not a necessary part of the supply 37. The delay circuit 265 receives a signal at node E from the logic and drive circuit 52 within the bypass circuit 50 (FIG. 3) . The signal at node E turns the bypass The circuit 260 is typically designed with the follow ing performance specifications. The nominal SCR trig ger value of the ISP circuit is 12 volts, the maximum DC bias voltage in source 37 is 5 volts, the maximum DC bias current is 40 amps, the maximum value of the inductance 261 of the circuit external to the ISP is 25 millihenries, and the minimum value of the capacitor 49 of the ISP is 10,000 uF. The value of the resistor 267 is typically 0.15 ohms. Typically, the delay circuit 265 provides a watch period of at least 400 milliseconds. In general, the duration of the watch period is set to ensure that all energy stored in the inductor 261 is dissipated by the operation of the clamp circuit when the inductor 261 and the DC follow current simultaneously have their maximum possible design values. The circuits 220, 385 and 390 are also applicable in providing a bypass circuit for geomagnetically induced current. In such applications, the required blocking voltage may be in the range of several thousand volts. These types of circuits could be applied in a manner similar to that of the circuit discussed with reference to FIG. 12; however, GTOs would be used rather than SCRs and IGBTs. The disadvantages of using GTOs is that they are of higher cost and have lower overall current ratings and lower surge current ratings. Fur ther, the reverse voltage blockage of a GTO is gener ally significantly less than an SCR and the drive current provided at the gates of the GTOs is greater, especially It is understood that the invention is not confined to the particular construction and arrangement of parts herein illustrated and described, but embraces all such modified forms thereofas come within the scope of the following claims.
What is claimed is:
1. A bypass circuit for an isolator surge protector in an electrical system, the isolator surge protector of the type having two terminals and at least one thyristor which provides a low impedance conduction path be tween the terminals of the isolator surge protector in response to a surge condition, and the electrical system of the type having an external DC bias circuit, the by pass circuit comprising:
(a) switch means responsive to a control signal for providing a low impedance bypass path across the at least one thyristor; (b) control means for generating the control signal to provide the bypass path a selected period of time after the voltage across the at least one thyristor falls below and remains below a first predeter mined level after exceeding that level, the first predetermined level indicative of a surge condi tion, and for removing the control signal after a limited period of time so that the switch means no longer provides a low impedance bypass path across the at least one thyristor.
2. The bypass circuit of claim 1 wherein the control means is autonomous and includes a diode and a capaci tor connected across the thyristor, wherein the control means is powered by energy stored in the capacitor from a voltage surge which provides current through the diode into the capacitor.
3. The bypass circuit of claim 1, wherein the control means provides the control signal only if the voltage across the thyristor is below a second predetermined level and removes the control signal if the voltage across the thyristor rises above the second predeter mined level.
4. The bypass circuit of claim 1 wherein isolator surge protector includes two thyristors connected in anti-parallel, and wherein the switch means in the by pass path includes two MOSFETs, with integral diodes, connected in series opposition such that the bypass path can be established through the MOSFETs across either 5. The bypass circuit of claim 1 wherein the control means is autonomous and includes a current transformer connected to feed energy to a capacitor from current flowing through the isolator surge protector for power ing the control means from energy stored in the capaci tor.
6. The bypass circuit of claim 1 wherein the bypass path has a lower voltage drop than the turnoff voltage of the at least one thyristor.
7. The bypass circuit of claim 1 wherein the bypass path includes an independent voltage source and wherein the switch means is operable to apply the volt age from the voltage source across the at least one thy ristor to turn off the thyristor.
8. The bypass circuit of claim 1 wherein the switch means comprises at least one MOSFET and a diode connected in series across the at least one thyristor.
9. The bypass circuit of claim 8 wherein the switch means comprises a plurality of MOSFETs connected in parallel with each other and in series with the diode across the at least one thyristor.
10. The bypass circuit of claim 1 wherein the control means includes a first diode and a first capacitor con nected across the at least one thyristor so that voltages across the thyristor may be applied through the con nected to receive the voltage across the first capacitor at one input and a reference voltage at another input and providing a high output signal when the voltage across the first capacitor is below the reference voltage, and wherein the control means provides the control signal for a limited period of time when the output signal from the first comparator is present.
11. The bypass circuit of claim 10 including a second diode and a second capacitor connected across the at least one thyristor so that voltages across the thyristor may be applied through the second diode to the second capacitor, a second comparator connected to receive the voltage across the second capacitor at one input and a reference voltage at its other input and providing a high output signal if the voltage across the second ca pacitor is greater than the reference voltage, and further including an AND gate means for receiving the output of the first and second comparators and providing a high output when the outputs of the first and second comparators are both high, the output of the AND gate means provided as the output signal to the switch means such that the switch means provides the low impedance path when the output of the AND gate means is high.
12. The bypass circuit of claim 11 wherein the dis charge time constant for the second capacitor is sub stantially longer than the discharge time constant for the first capacitor.
13. The bypass circuit of claim 1 including voltage clamp means for limiting the voltage across the thy ristor to prevent unnecessary switching of the thyristor because of transient currents within the isolator surge protector.
14. The bypass circuit of claim 13 wherein the volt age clamp means includes a resistor and a controllable switch connected in series across the thyristor, and further includes a controller to control the controllable switch to turn on when the thyristor is off and the volt age across the thyristor increases to a first threshold which is indicative of a transient current and to turn off when the voltage across the thyristor decreases to a second threshold. 5,436,786 23 15. The bypass circuit of claim 14 wherein the con troller controls the controllable switch to turn on only within a predetermined time period that immediately follows opening of the bypass path.
16. A method of controlling an electrical power isola tion and surge protection system having a DC power source providing a DC bias voltage to a DC isolated structure, and an isolator surge protector including a high speed triggerable electronic switch for selectively providing a conductive path between the isolated struc ture and ground, comprising the steps of:
(a) turning the high speed triggerable electronic switch ON when the voltage across the switch reaches a level indicative of a surge condition to shunt surge current from the isolated structure to ground; and (b) turning the high speed triggerable electronic switch OFF when the current in the switch be comes continuous DC current which falls below and remains below a selected level and which is supplied from the DC power source. 20. An isolator surge protector, comprising: (a) two terminals and a pair of thyristors connected in anti-parallel across the two terminals; (b) means for triggering conduction of the thyristor which has a forward voltage across it which ex ceeds a predetermined level indicative of a surge condition; (c) switch means responsive to a control signal for providing a low impedance bypass path across at least one of the thyristors; (d) control means for generating the control signal to provide the bypass path a selected period of time after the voltage across the at least one thyristor falls below and remains below a first predeter mined level after exceeding that level, the first predetermined level indicative of a surge condi tion, and for removing the control signal after a limited period of time so that the switch means no longer provides a low impedance bypass path across the at least one thyristor. 21. The isolator surge protector of claim 20 wherein the control means is autonomous and includes a diode and a capacitor connected across the thyristor, wherein the control means is powered by energy stored in the capacitor from a voltage surge which provides current through the diode into the capacitor.
22. The isolator surge protector of claim 20, wherein the control means provides the control signal only when the voltage across the thyristor is below a second predetermined level and removes the control signal when the voltage across the thyristor rises above the second predetermined level. 26. The isolator surge protector of claim 20 wherein the bypass path includes an independent voltage source and wherein the switch means is operable to apply the voltage from the voltage source across the at least one thyristor to turn off the thyristor.
27. The isolator surge protector of claim 20 wherein the switch means comprises at least one MOSFET and a diode connected in series across the at least one thy ristor.
28. The isolator surge protector of claim 27 wherein the switch means comprises a plurality of MOSFETs connected in parallel with each other and in series with the diode across the at least one thyristor.
29. The isolator surge protector of claim 20 wherein the control means includes a first diode and a first ca pacitor connected across the at least one thyristor so that voltages across the thyristor may be applied through the first diode to the first capacitor, and a first comparator connected to receive the voltage across the first capacitor at one input and a reference voltage at another input and providing a high output signal when the voltage across the first capacitor is below the refer ence voltage, and wherein the control means provides the control signal for a limited period of time when the output signal from the first comparator is present. 30. The isolator surge protector of claim 29 including a second diode and a second capacitor connected across the at least one thyristor so that voltages across the thyristor may be applied through the second diode to the second capacitor, a second comparator connected to receive the voltage across the second capacitor at one input and a reference voltage at its other input and providing a high output signal if the voltage across the second capacitor is greater than the reference voltage, and further including an AND gate means for receiving the output of the first and second comparators and providing a high output when the outputs of the first and second comparators are both high, the output of the AND gate means provided as the output signal to the switch means such that the switch means provides the low impedance path when the output of the AND gate means is high.
-31. The isolator surge protector of claim 30 wherein the discharge time constant for the second capacitor is substantially longer than the discharge time constant for the first capacitor.
32. The isolator surge protector of claim 20 including voltage clamp means for limiting the voltage across the thyristor to prevent unnecessary switching of the thy ristor because of transient currents within the isolator surge protector.
